SystemVerilog Solve Before in constraints