SystemVerilog Named blocks and Statement label