SystemVerilog Assertions (SVA)

Assertions in SystemVerilog